| From: |
| Jacky Chou <jacky_chou-AT-aspeedtech.com> |
| To: |
| <bhelgaas-AT-google.com>, <lpieralisi-AT-kernel.org>, <kwilczynski-AT-kernel.org>, <mani-AT-kernel.org>, <robh-AT-kernel.org>, <krzk+dt-AT-kernel.org>, <conor+dt-AT-kernel.org>, <joel-AT-jms.id.au>, <andrew-AT-codeconstruct.com.au>, <linux-aspeed-AT-lists.ozlabs.org>, <linux-pci-AT-vger.kernel.org>, <devicetree-AT-vger.kernel.org>, <linux-arm-kernel-AT-lists.infradead.org>, <linux-kernel-AT-vger.kernel.org> |
| Subject: |
| [PATCH v2 00/10] Add ASPEED PCIe Root Complex support |
| Date: |
| Tue, 15 Jul 2025 11:43:10 +0800 |
| Message-ID: |
| <20250715034320.2553837-1-jacky_chou@aspeedtech.com> |
| Cc: |
| <openbmc-AT-lists.ozlabs.org>, <linux-gpio-AT-vger.kernel.org>, <linus.walleij-AT-linaro.org>, <p.zabel-AT-pengutronix.de>, <BMC-SW-AT-aspeedtech.com> |
| Archive-link: |
| Article |
This patch series adds support for the ASPEED PCIe Root Complex,
including device tree bindings, pinctrl support, and the PCIe host controller
driver. The patches introduce the necessary device tree nodes, pinmux groups,
and driver implementation to enable PCIe functionality on ASPEED platforms.
Currently, the ASPEED PCIe Root Complex only supports a single port.
Summary of changes:
- Add device tree binding documents for ASPEED PCIe PHY, PCIe Config, and PCIe RC
- Update MAINTAINERS for new bindings and driver
- Add PCIe RC node and PERST control pin to aspeed-g6 device tree
- Add PCIe RC PERST pin group to aspeed-g6 pinctrl
- Implement ASPEED PCIe Root Complex host controller driver
This series has been tested on AST2600/AST2700 platforms and enables PCIe device
enumeration and operation.
Jacky Chou (10):
dt-bindings: soc: aspeed: Add ASPEED PCIe Config support
dt-bindings: soc: aspeed: Add ASPEED PCIe PHY support
dt-bindings: PCI: Add ASPEED PCIe RC support
dt-bindings: pinctrl: aspeed,ast2600-pinctrl: Add PCIe RC PERST# group
ARM: dts: aspeed-g6: Add AST2600 PCIe RC PERST#
ARM: dts: aspeed-g6: Add PCIe RC node
pinctrl: aspeed-g6: Add PCIe RC PERST pin group
PCI: Add FMT and TYPE definition for TLP header
PCI: aspeed: Add ASPEED PCIe RC driver
MAINTAINERS: Add ASPEED PCIe RC driver
.../bindings/pci/aspeed,ast2600-pcie.yaml | 198 +++
.../pinctrl/aspeed,ast2600-pinctrl.yaml | 2 +
.../bindings/soc/aspeed/aspeed,pcie-cfg.yaml | 41 +
.../bindings/soc/aspeed/aspeed,pcie-phy.yaml | 44 +
MAINTAINERS | 10 +
.../boot/dts/aspeed/aspeed-g6-pinctrl.dtsi | 5 +
arch/arm/boot/dts/aspeed/aspeed-g6.dtsi | 61 +
drivers/pci/controller/Kconfig | 13 +
drivers/pci/controller/Makefile | 1 +
drivers/pci/controller/pcie-aspeed.c | 1137 +++++++++++++++++
drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c | 12 +-
include/uapi/linux/pci_regs.h | 32 +
12 files changed, 1555 insertions(+), 1 deletion(-)
create mode 100644 Documentation/devicetree/bindings/pci/aspeed,ast2600-pcie.yaml
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/aspeed,pcie-cfg.yaml
create mode 100644 Documentation/devicetree/bindings/soc/aspeed/aspeed,pcie-phy.yaml
create mode 100644 drivers/pci/controller/pcie-aspeed.c
---
v2:
- Moved ASPEED PCIe PHY yaml binding to `soc/aspeed` directory and
changed it as syscon
- Added `MAINTAINERS` entry for the new PCIe RC driver
- Updated device tree bindings to reflect the new structure
- Refactored configuration read and write functions to main bus and
child bus ops
- Refactored initialization to implement multiple ports support
- Added PCIe FMT and TYPE definitions for TLP header in
`include/uapi/linux/pci_regs.h`
- Updated from reviewer comments
---
--
2.43.0
