|
|
Log in / Subscribe / Register

Add Stratix10 PCIe Root Port support

From:  Ley Foon Tan <ley.foon.tan-AT-intel.com>
To:  Bjorn Helgaas <bhelgaas-AT-google.com>
Subject:  [PATCH v2 0/2] Add Stratix10 PCIe Root Port support
Date:  Mon, 31 Dec 2018 16:24:51 +0800
Message-ID:  <1546244693-34633-1-git-send-email-ley.foon.tan@intel.com>
Cc:  linux-kernel-AT-vger.kernel.org, linux-pci-AT-vger.kernel.org, lftan.linux-AT-gmail.com, Ley Foon Tan <ley.foon.tan-AT-intel.com>
Archive-link:  Article

Add PCIe Root Port support for Stratix10 device and also update
device tree binding documentation.

v1 -> v2:
---------
- Add define S10_TLP_FMTTYPE_* macros.
- Remove initialize structure members to NULL/zero.
- Rename *_funcs to *_data.
- Update comment and fix coding style warning from checkpatch.pl.
- Rename StratixXX to stratix10.

History:
--------
[v1]: https://lkml.org/lkml/2018/12/26/68

Ley Foon Tan (2):
  pci: altera: Add Stratix10 PCIe support
  Documentation: dt-bindings: pci: altera: Add altr,pcie-root-port-2.0

 .../devicetree/bindings/pci/altera-pcie.txt        |    4 +-
 drivers/pci/controller/Kconfig                     |    2 +-
 drivers/pci/controller/pcie-altera.c               |  240 ++++++++++++++++++--
 3 files changed, 220 insertions(+), 26 deletions(-)



Copyright © 2018, Eklektix, Inc.
Comments and public postings are copyrighted by their creators.
Linux is a registered trademark of Linus Torvalds