Version 0.5.7 of Signs, a logic synthesis tool and gate level simulator for circuit descriptions in VHDL and other hardware description languages, has been announced. "This release featured lots of ATPG/Faultsim bugfixes and a much improved netlist viewer, which handles busses correctly. Performance of the handling of large netlists was improved."

---

to post comments