MyHDL 0.6 released
[Posted January 27, 2009 by cook]
Version 0.6 of
MyHDL
has been announced.
"
MyHDL is an open source Python package that lets you go from Python to silicon. With MyHDL, you can use Python as a hardware description and verification language. Furthermore, you can convert implementation-oriented MyHDL code to Verilog and VHDL automatically, and take it to a silicon implementation from there." See the
What's New
document for release details.
(
Log in to post comments)