| Weekly edition | Kernel | Security | Distributions | Search |
| Archives | Calendar | Subscribe | Write for LWN | LWN.net FAQ |
Memory part 6: More things programmers can do
Memory part 6: More things programmers can do
Posted Nov 1, 2007 17:22 UTC (Thu) by ajross (subscriber, #4563)In reply to: Memory part 6: More things programmers can do by phip
Parent article: Memory part 6: More things programmers can do
Yes. The quad core chips are basically two dual core CPUs with some SMP glue logic and a unified memory controller.
(Log in to post comments)
Intel Quad-core implementation
Posted Nov 9, 2007 11:00 UTC (Fri) by anton (guest, #25547) [Link]
The current Intel quad core packages are two dual-core chips in a multi-chip module (MCM), connected to a common bus. There is no glue logic (SMP logic is on each of the chips), and the memory controller is in a different package (the MCH).