Fig 3.26 doesn't make any sense to me.
I'm supposed to believe that the Core2 can sustain 16B/cycle read bandwidth out to a working
set of 512M?
Lets assume it was a 2 GHz part to make the math easy. To sustain 16B/clock would require 32
GB/sec bandwidth to main memory.
What am I missing?