| |||||||||||||
What every programmer should know about memory, Part 1What every programmer should know about memory, Part 1Posted Oct 10, 2007 15:34 UTC (Wed) by DonDiego (subscriber, #24141)Parent article: What every programmer should know about memory, Part 1
An Intel Core 2 processor running at 2.933GHz and a 1.066GHz FSB have a clock ratio of 11:1 (note: the 1.066GHz bus is quad-pumped). Each stall of one cycle on the memory bus means a stall of 11 cycles for the processor.11:1? I thought it was ~3:1, what have I missed there? It does not look like a typo...
(Log in to post comments)
What every programmer should know about memory, Part 1 Posted Oct 10, 2007 22:22 UTC (Wed) by wookey (subscriber, #5501) [Link] You have missed the bit that the '1.066Ghz' bus is 'quad-pumped' so isn't really 1GHz at all: it is a quarter of that. Hence about 11:1 rather than about 3:1 ration between clock speeds. I just learned this from the above article (I had been taken in by marketers before and assumed that FSB speeds were real :-)
|
|||||||||||||