Counting on the time stamp counter
Posted Nov 16, 2006 3:23 UTC (Thu) by jreiser
Parent article: Counting on the time stamp counter
The TSC can also be read quickly (it is just a CPU register, after all) ...
This theory has never been correct for x86 processors. The minimum cost for rdtsc was 9 cycles in a PentiumMMX-166MHz. On a Pentium4Xeon-3.0GHz it takes 97 cycles. The conclusion? The hardware reads TSC serially one bit at a time, or one byte at a time on old processors.
to post comments)