Release 20060530 of Covered, a Verilog code coverage analysis utility,
has been announced.
Here are the changes:
"Contains FSM state/arc coverage info in GUI. Contains assertion coverage info in GUI and ASCII output files. Contains GUI syntax highlighter. Allows multiple files to be merged with a single call to the merge command. Lots of bug fixes/enhancements/documentation updates."
(Log in to post comments)